ÊÖÒÕÎĵµ

VIP1±ê¼ÇÎĵµÎªµÇ¼ºó¿ÉÏÂÔØ£¬ £¬£¬£¬£¬VIP2Ϊָ¶¨Óû§¿ÉÏÂÔØ¡£¡£¡£¡£¡£¡£¡£ÈôÓÐÐèÒªÇë

  • Shark 7000 FPGAϵÁÐ
  • ËùÓÐÎĵµ
  • ͨÓÃÎĵµ
  • Seagull 1000 CPLDϵÁÐ
  • Sealion 2000 CPLDϵÁÐ
  • Sealion 2000 FPGAϵÁÐ
  • Seal 5000 FPGAϵÁÐ
  • Êý¾ÝÊÖ²á
  • ·â×°ÊÖ²á
  • Óû§Ö¸ÄÏ
  • Ó¦ÓÃÌõ¼Ç
  • ²âÊÔ±¨¸æ
  • ÆäËûÎĵµ
ÔÝÎÞÊý¾Ý
ÔÝÎÞÊý¾Ý
ÔÝÎÞÊý¾Ý
ÔÝÎÞÊý¾Ý
ÔÝÎÞÊý¾Ý
ÔÝÎÞÊý¾Ý
DS01001_Seagull 1000ϵÁÐ CPLDÊý¾ÝÊÖ²á_V1.4
2025-06-19
DS02001_Sealion 2000Êý¾ÝÊÖ²á_V2.10
2025-08-01
DS02001_Sealion 2000Êý¾ÝÊÖ²á_V2.10
2025-08-01
DS02002_SL2-25E FPGA£¨³µ¹æ¼¶£©Êý¾ÝÊÖ²á_V1.3
2025-08-01
DS02003_SL2-22E FPGAÊý¾ÝÊÖ²á_V1.3
2025-08-01
DS02004_SL2E-5E CPLDÊý¾ÝÊÖ²áÊý¾ÝÊÖ²á_V1.1
2025-09-11
DS05101_SA5Z-30 FPGAÊý¾ÝÊÖ²á_V2.4
2025-08-19
DS05102_SA5Z-30 FPGA£¨³µ¹æ¼¶£©Êý¾ÝÊÖ²á_V1.4
2025-08-01
DS05201_SA5Z-50 FPGAÊý¾ÝÊÖ²á_V1.14
2025-08-20
DS05301_SA5T-100 FPGAÊý¾ÝÊÖ²á_V1.19

 VIP1 

2025-08-01
PS01001_Seagull 1000ϵÁÐ CPLDÆ÷¼þ¸ÅÊö_V1.1
2025-06-27
PS01002_Seagull 1000ϵÁÐ CPLD Pinlist_V1.0
2024-09-13
PS02001_SL2E-5E CPLDÆ÷¼þ¸ÅÊö_V2.0
2025-08-21
PS02002_SL2E-7V CPLDÆ÷¼þ¸ÅÊö_V1.11
2025-07-07
PS02003_SL2-12E FPGAÆ÷¼þ¸ÅÊö_V1.10
2025-07-07
PS02004_SL2-25E FPGAÆ÷¼þ¸ÅÊö_V1.11
2025-07-07
PS02005_SL2S-12E FPGAÆ÷¼þ¸ÅÊö_V1.9
2025-07-07
PS02006_SL2S-25E FPGAÆ÷¼þ¸ÅÊö_V1.8
2025-07-07
PS02007_SL2D-25E FPGAÆ÷¼þ¸ÅÊö_V1.9
2025-07-07
PS02008_SL2E-2V CPLDÆ÷¼þ¸ÅÊö_V1.6
2025-07-18
PS02009_SL2E-4V CPLDÆ÷¼þ¸ÅÊö_V1.3
2025-07-07
PS02010_SL2-22E FPGAÆ÷¼þ¸ÅÊö_V1.1
2025-07-07
PS02011_SL2S-22E FPGAÆ÷¼þ¸ÅÊö_V1.3
2025-07-07
PS02012_SL2E-2V CPLD Pinlist_V1.6
2025-09-17
PS02013_SL2E-4V CPLD Pinlist_V1.4
2025-08-18
PS02014_SL2E-5E CPLD Pinlist_V1.4
2025-08-18
PS02015_SL2E-7V CPLD Pinlist_V1.4
2025-08-18
PS02016_SL2-12E FPGA Pinlist_V1.2
2025-08-18
PS02017_SL2S-12E FPGA Pinlist_V1.3
2025-08-18
PS02018_SL2-25E FPGA Pinlist_V1.3
2025-08-18
PS02019_SL2S-25E FPGA Pinlist_V1.3
2025-08-18
PS02020_SL2D-25E FPGA Pinlist_V1.3
2025-09-16
PS02021_SL2-22E FPGA Pinlist_V1.1
2025-08-18
PS02022_SL2S-22E FPGA Pinlist_V1.2
2024-12-31
PS05101_SA5Z-30 FPGA Device Overveiw_V2.2
2025-09-01
PS05101_SA5Z-30 FPGAÆ÷¼þ¸ÅÊö_V2.2
2025-07-17
PS05102_SA5Z-30 FPGA Pinlist_V1.5
2025-08-18
PS05103_SA5Z-30 FPGA£¨³µ¹æ¼¶£©Æ÷¼þ¸ÅÊö_V1.0
2025-02-27
PS05201_SA5Z-50 FPGAÆ÷¼þ¸ÅÊö_V1.6
2024-10-09
PS05202_SA5Z-50 FPGA Pinlist_V1.3
2025-08-18
PS05301_SA5T-100 FPGAÆ÷¼þ¸ÅÊö_V1.12

 VIP1 

2025-06-19
PS05301_SA5T-100 FPGA Device Overview_V1.10

?VIP1?

2025-03-12
PS05302_SA5T-100 FPGA Pinlist_V1.4

 VIP1 

2025-08-18
PS05401_SA5T-200 FPGAÆ÷¼þ¸ÅÊö_V1.0

 VIP1 

2025-04-25
PS05402_SA5T-200 FPGA Pinlist_V1.3

 VIP1 

2025-08-18
PS05501_SA5T-366 FPGAÆ÷¼þ¸ÅÊö_V1.0

?VIP1?

2024-08-15
PS05502_SA5T-366 FPGA Pinlist_V1.2

 VIP1 

2025-08-18
UG00001_ÏÂÔØÆ÷Óû§Ö¸ÄÏ_V2.6
2025-08-01
UG00101_XiST Product Selection Guide_V2.6

 VIP2 

2025-08-07
UG00101_pgµç×Ó²úÆ·Ðû´«²á_V2.6

 VIP2 

2025-08-07
UG00102_pgµç×Ó²úÆ·ÊÖ²á_V3.1

 VIP2 

2025-08-13
UG00102_pgµç×Ó²úÆ·ÊÖ²á_V3.1£¨±êÇå°æ£©

 VIP2 

2025-08-13
UG00103_pgµç×Ó¿Í»§ÎĵµÃüÃû˵Ã÷_V1.1
2025-06-17
UG00104_pgµç×ÓBoundary ScanÓû§Ö¸ÄÏ_¸½¼þ_V1.0

?VIP2?

2024-09-02
UG00104_pgµç×ÓBoundary ScanÓû§Ö¸ÄÏ_V1.0

?VIP2?

2024-09-02
UG00201_pgµç×ÓFPGAоƬÉè¼Æ½¨Òé_V1.1

 VIP2 

2025-04-25
UG00202_µü´úʽʱÐòÓÅ»¯¾ç±¾LooptdoÓû§Ö¸ÄÏ_V1.2
2025-07-02
UG00901_pgµç×ÓÆ÷¼þÐͺżæÈÝ»ã×Ü˵Ã÷_±ÈÕÕÆÊÎö_V1.7

 VIP2 

2025-08-27
UG00901_pgµç×ÓÆ÷¼þÐͺżæÈÝ»ã×Ü˵Ã÷_V1.7

 VIP2 

2025-07-23
UG00914_pgµç×ÓÎÊÌⶨλÈí¼þÐÅÏ¢ÍøÂç²Ù×÷Ö¸µ¼_V1.0
2025-09-16
UG02001_SL2E-5E CPLDÉèÖÃÓû§Ö¸ÄÏ_V1.3
2025-08-20
UG02002_SL2E-7V CPLDÉèÖÃÓû§Ö¸ÄÏ_V1.3
2025-05-16
UG02003_SL2-12E FPGAÉèÖÃÓû§Ö¸ÄÏ_V1.4
2025-06-04
UG02004_SL2-25E FPGAÉèÖÃÓû§Ö¸ÄÏ_V1.2
2025-05-26
UG02005_SL2E-2V CPLDÉèÖÃÓû§Ö¸ÄÏ_V1.3
2025-05-16
UG02006_SL2E-4V CPLDÉèÖÃÓû§Ö¸ÄÏ_V1.1
2025-05-16
UG02007_SL2(S)-22E FPGAÉèÖÃÓû§Ö¸ÄÏ_V1.1
2025-06-19
UG02008_Sealion 2000 FPGA Family LibraryÓû§Ö¸ÄÏ_V1.5

 VIP1 

2025-09-01
UG02009_SL2E-7V SSPIÉèÖÃÓû§Ö¸ÄÏ_V1.0
2024-09-10
UG02010_Sealion 2000 Ô­ÀíͼºÍ·â×°¿â_V1.5
2025-06-10
UG02010_Sealion 2000 Ô­ÀíͼºÍ·â×°¿â_V1.5
2025-06-10
UG02011_Sealion 2000 DSPÓû§Ö¸ÄÏ_V1.0
2024-11-19
UG02011_Sealion 2000 DSPÓû§Ö¸ÄÏ_V1.0
2024-11-19
UG02012_SL2-25E FPGAʱÖÓ×ÊÔ´Óû§Ö¸ÄÏ_V1.1
2025-09-12
UG05001_Seal 5000 FPGA Family LibraryÓû§Ö¸ÄÏ_V1.4

 VIP1 

2025-06-04
UG05002_Seal 5000 FPGA DSPÓû§Ö¸ÄÏ_V2.1

?VIP1?

2024-12-27
UG05003_Seal 5000 FPGA¸ßËÙ½Ó¿ÚÓû§Ö¸ÄÏ_V1.1
2024-02-01
UG05007_Seal 5000 FPGAÔ­ÀíͼºÍ·â×°¿â_V1.3
2025-02-10
UG05101_SA5Z-30 FPGAÉèÖÃÓû§Ö¸ÄÏ_V2.3
2025-03-28
UG05102_SA5Z-30 FPGA DDR2¿ØÖÆÆ÷Óû§Ö¸ÄÏ_V1.3
2025-07-18
UG05103_SA5Z-30 FPGAǶÈëʽ´æ´¢Æ÷Óû§Ö¸ÄÏ_V1.1
2025-03-28
UG05104_SA5Z-30 FPGAʱÖÓ×ÊÔ´Óû§Ö¸ÄÏ_V1.8
2025-09-12
UG05105_SA5Z-30 Cortex-M3 Block User Guide_V1.2
2025-08-01
UG05106_SA5Z-30 ǶÈëʽARM¿âº¯ÊýÓû§Ö¸ÄÏ_V2.0

?VIP1?

2024-06-28
UG05107_SA5Z-30ǶÈëʽARM²Î¿¼Àý³Ì_V2.0

?VIP1?

2024-06-28
UG05107_SA5Z-30 ǶÈëʽARM²Î¿¼Àý³ÌÓû§Ö¸ÄÏ_V2.0

?VIP1?

2024-06-28
UG05201_SA5Z-50 FPGAÉèÖÃÓû§Ö¸ÄÏ_v1.2
2025-03-28
UG05202_SA5Z-50 FPGA DDR¿ØÖÆÆ÷Óû§Ö¸ÄÏ_V1.1
2025-07-18
UG05203_SA5Z-50 FPGAǶÈëʽ´æ´¢Æ÷Óû§Ö¸ÄÏ_V1.1
2025-03-28
UG05204_SA5Z-50 FPGAʱÖÓ×ÊÔ´Óû§Ö¸ÄÏ_V1.5
2025-09-12
UG05205_SA5Z-50 ARM STAR User Guide_V1.1
2025-08-01
UG05206_SA5Z-50 ǶÈëʽARM¿âº¯ÊýÓû§Ö¸ÄÏ_V1.1

?VIP1?

2024-12-17
UG05207_SA5Z-50 ǶÈëʽARM²Î¿¼Àý³Ì_V1.2

?VIP1?

2024-12-17
UG05207_SA5Z-50 ǶÈëʽARM²Î¿¼Àý³ÌÓû§Ö¸ÄÏ_V1.0

?VIP1?

2024-08-05
UG05301_SA5T-100 FPGAÉèÖÃÓû§Ö¸ÄÏ_V1.3

?VIP1?

2025-03-28
UG05303_SA5T-100 FPGAǶÈëʽ´æ´¢Æ÷Óû§Ö¸ÄÏ_V1.1

 VIP1 

2025-07-18
UG05304_SA5T-100 FPGAʱÖÓ×ÊÔ´Óû§Ö¸ÄÏ_V1.5

 VIP1 

2025-09-12
UG05305_SA5T-100 FPGA¸ßËÙ´®ÐнӿÚÓû§Ö¸ÄÏ_V1.3

 VIP1 

2025-06-19
UG05401_SA5T-200 FPGAÉèÖÃÖ¸ÄÏ_V1.0

VIP1

2025-08-20
UG05404_SA5T-200 FPGA ʱÖÓ×ÊÔ´Óû§Ö¸ÄÏ_V1.0

VIP1

2025-08-20
UG05501_SA5T-366 FPGAÉèÖÃÖ¸ÄÏ_V1.0

?VIP1?

2024-03-16
UG05506_SA5T-366 FPGA?PCIEÓ²ºËÓû§Ö¸ÄÏ_V1.0

?VIP1?

2024-09-09
AN00022_pgµç×ÓDDRC IPÓ¦ÓÃÖ¸ÄÏ_¸½¼þ_V1.0

?VIP2?

2025-01-16
AN00022_pgµç×ÓDDRC IPÓ¦ÓÃÖ¸ÄÏ_V1.0

?VIP2?

2024-12-20
AN00032_pgµç×ÓSerDes_IPʹÓÃÖ¸ÄÏ_V1.0

 VIP2 

2025-07-16
AN00084_MIPI DPHY IOÓ¦ÓÃÖ¸ÄÏ_V1.0

VIP2

2025-09-05
AN02002_Sealion 2000 CPLD I2C Hitless Update ʹÓÃ˵Ã÷_V2.0

 VIP1 

2025-08-18
AN02002_Sealion 2000 CPLD I2C Hitless Update ʹÓÃ˵Ã÷_¸½¼þ_V1.0

?VIP1?

2024-12-27
AN02004_Sealion 2000 FPGA PLL¶¯Ì¬µ÷ƵӦÓÃÖ¸µ¼_V1.1
2025-09-12
AN02004_Sealion 2000 FPGA PLL¶¯Ì¬µ÷ƵӦÓÃÖ¸µ¼_¸½¼þ_V1.0

 VIP2 

2025-09-12
AN05001_Seal 5000 FPGA PLL¶¯Ì¬µ÷ƵӦÓÃÖ¸µ¼_V1.1
2025-09-12
AN05001_Seal 5000 FPGA PLL¶¯Ì¬µ÷ƵӦÓÃÖ¸µ¼_¸½¼þ_V1.0

?VIP2?

2024-09-27
AN05002_DFI PHYÓ¦ÓÃÖ¸ÄÏ_V1.1

 VIP2 

2025-06-17
AN05003_»ùÓÚUnique IDµÄFPGAÇå¾²Éè¼Æ¼Æ»®_V1.1

 VIP2 

2025-05-20
AN05003_»ùÓÚUnique IDµÄFPGAÇå¾²Éè¼Æ¼Æ»®_¸½¼þ_V1.1

 VIP2 

2025-05-20
AN05102_SA5Z-30 FPGAÓ²¼þÉè¼ÆÓ¦ÓÃÖ¸µ¼_V1.9

 VIP2 

2025-06-30
AN05103_SA5Z-30 LWIPÍøÂçͨѶdemo˵Ã÷_V1.0

?VIP2?

2025-02-18
AN05103_SA5Z-30 LWIPÍøÂçͨѶdemo˵Ã÷_¸½¼þ_V1.0

?VIP2?

2025-02-18
AN05104_SA5Z-30 SA5Z-30 PLLչƵ¹¦Ð§Ó¦ÓÃÖ¸µ¼_¸½¼þ_V1.0

 VIP2 

2025-02-28
AN05104_SA5Z-30 SA5Z-30 PLLչƵ¹¦Ð§Ó¦ÓÃÖ¸µ¼_V1.0

?VIP2?

2025-02-28
AN05201_SA5Z-50-D0-7F484 PCB¼æÈÝ˵Ã÷_V1.0

?VIP2?

2024-08-02
AN05202_SA5Z-50-D0-7U324 PCB¼æÈÝ˵Ã÷_V1.1

?VIP2?

2024-02-01
AN05204_SA5Z-50 FPGAÓ²¼þÉè¼ÆÓ¦ÓÃÖ¸µ¼_V1.0

?VIP2?

2025-02-11
AN05301_SA5T-100-D0-8F676 PCB¼æÈÝ˵Ã÷_V1.4

?VIP2?

2024-08-02
AN05302_SA5T-100 FPGAÓ²¼þÉè¼ÆÓ¦ÓÃÖ¸µ¼_V1.1

?VIP2?

2025-03-06
AN05304_SA5T-100¿ª·¢°å²Î¿¼Àý³Ì˵Ã÷-¹âÏËÊÓƵͼÏñ´«ÊäDEMO_V1.0

?VIP1?

2024-02-01
AN05306_SA5T-100 FPGA F676ÓëFA676·â×°²î±ð˵Ã÷_V1.1
2024-11-05
RPT00001_pgµç×ÓÆ÷¼þ¿É¿¿ÐÔ²âÊÔ±¨¸æ_V1.0

?VIP2?

2025-02-21
RPT05301_SA5T-100-D0-8F676?SerdesÌØÕ÷²âÊÔ±¨¸æ_V1.2

 VIP2 

2025-07-22
RPT05303_SA5T-100-D0-8F676 µä·¶¹¦ºÄ²âÊÔ±¨¸æ_V1.1

?VIP2?

2024-10-25
PCN02001_Sealion 2000 Æ÷¼þÇéÐÎÆ·¼¶Ë¿Ó¡±êʶÐÞ¸Ä˵Ã÷_V1.0

?VIP2?

2024-02-01
PCN02001_Sealion 2000 Æ÷¼þÇéÐÎÆ·¼¶Ë¿Ó¡±êʶÐÞ¸Ä˵Ã÷_V1.0

?VIP2?

2024-02-01
SD05101_SA5Z-30 FPGA IBISÄ£×Ó_V1.0
2025-06-18
*IP&Demo²Î¿¼Éè¼ÆÎĵµ²»ÔÚÊÖÒÕÎĵµÀ¸Ä¿ÖÐ

?£¡?

2024-10-22
*¿ª·¢°åÓëÌ×¼þÎĵµ²»ÔÚÊÖÒÕÎĵµÀ¸Ä¿ÖÐ

?£¡?

2024-10-22
UG00001_ÏÂÔØÆ÷Óû§Ö¸ÄÏ_V2.6
2025-08-01
UG00101_XiST Product Selection Guide_V2.6

 VIP2 

2025-08-07
UG00101_pgµç×Ó²úÆ·Ðû´«²á_V2.6

 VIP2 

2025-08-07
UG00102_pgµç×Ó²úÆ·ÊÖ²á_V3.1

 VIP2 

2025-08-13
UG00102_pgµç×Ó²úÆ·ÊÖ²á_V3.1£¨±êÇå°æ£©

 VIP2 

2025-08-13
UG00103_pgµç×Ó¿Í»§ÎĵµÃüÃû˵Ã÷_V1.1
2025-06-17
UG00104_pgµç×ÓBoundary ScanÓû§Ö¸ÄÏ_¸½¼þ_V1.0

?VIP2?

2024-09-02
UG00104_pgµç×ÓBoundary ScanÓû§Ö¸ÄÏ_V1.0

?VIP2?

2024-09-02
UG00201_pgµç×ÓFPGAоƬÉè¼Æ½¨Òé_V1.1

 VIP2 

2025-04-25
UG00202_µü´úʽʱÐòÓÅ»¯¾ç±¾LooptdoÓû§Ö¸ÄÏ_V1.2
2025-07-02
UG00901_pgµç×ÓÆ÷¼þÐͺżæÈÝ»ã×Ü˵Ã÷_±ÈÕÕÆÊÎö_V1.7

 VIP2 

2025-08-27
UG00901_pgµç×ÓÆ÷¼þÐͺżæÈÝ»ã×Ü˵Ã÷_V1.7

 VIP2 

2025-07-23
UG00914_pgµç×ÓÎÊÌⶨλÈí¼þÐÅÏ¢ÍøÂç²Ù×÷Ö¸µ¼_V1.0
2025-09-16
AN00022_pgµç×ÓDDRC IPÓ¦ÓÃÖ¸ÄÏ_¸½¼þ_V1.0

?VIP2?

2025-01-16
AN00022_pgµç×ÓDDRC IPÓ¦ÓÃÖ¸ÄÏ_V1.0

?VIP2?

2024-12-20
AN00032_pgµç×ÓSerDes_IPʹÓÃÖ¸ÄÏ_V1.0

 VIP2 

2025-07-16
AN00084_MIPI DPHY IOÓ¦ÓÃÖ¸ÄÏ_V1.0

VIP2

2025-09-05
RPT00001_pgµç×ÓÆ÷¼þ¿É¿¿ÐÔ²âÊÔ±¨¸æ_V1.0

?VIP2?

2025-02-21
*IP&Demo²Î¿¼Éè¼ÆÎĵµ²»ÔÚÊÖÒÕÎĵµÀ¸Ä¿ÖÐ

?£¡?

2024-10-22
*¿ª·¢°åÓëÌ×¼þÎĵµ²»ÔÚÊÖÒÕÎĵµÀ¸Ä¿ÖÐ

?£¡?

2024-10-22
  • Êý¾ÝÊÖ²á
  • ·â×°ÊÖ²á
  • Óû§Ö¸ÄÏ
  • Ó¦ÓÃÌõ¼Ç
  • ²âÊÔ±¨¸æ
DS01001_Seagull 1000ϵÁÐ CPLDÊý¾ÝÊÖ²á_V1.4
2025-06-19
PS01001_Seagull 1000ϵÁÐ CPLDÆ÷¼þ¸ÅÊö_V1.1
2025-06-27
PS01002_Seagull 1000ϵÁÐ CPLD Pinlist_V1.0
2024-09-13
ÔÝÎÞÊý¾Ý
ÔÝÎÞÊý¾Ý
ÔÝÎÞÊý¾Ý
ÔÝÎÞÊý¾Ý
  • Êý¾ÝÊÖ²á
  • ·â×°ÊÖ²á
  • Óû§Ö¸ÄÏ
  • Ó¦ÓÃÌõ¼Ç
  • ²âÊÔ±¨¸æ
  • ÆäËûÎĵµ
DS02001_Sealion 2000Êý¾ÝÊÖ²á_V2.10
2025-08-01
DS02004_SL2E-5E CPLDÊý¾ÝÊÖ²áÊý¾ÝÊÖ²á_V1.1
2025-09-11
PS02001_SL2E-5E CPLDÆ÷¼þ¸ÅÊö_V2.0
2025-08-21
PS02002_SL2E-7V CPLDÆ÷¼þ¸ÅÊö_V1.11
2025-07-07
PS02008_SL2E-2V CPLDÆ÷¼þ¸ÅÊö_V1.6
2025-07-18
PS02009_SL2E-4V CPLDÆ÷¼þ¸ÅÊö_V1.3
2025-07-07
PS02012_SL2E-2V CPLD Pinlist_V1.6
2025-09-17
PS02013_SL2E-4V CPLD Pinlist_V1.4
2025-08-18
PS02014_SL2E-5E CPLD Pinlist_V1.4
2025-08-18
PS02015_SL2E-7V CPLD Pinlist_V1.4
2025-08-18
UG02001_SL2E-5E CPLDÉèÖÃÓû§Ö¸ÄÏ_V1.3
2025-08-20
UG02002_SL2E-7V CPLDÉèÖÃÓû§Ö¸ÄÏ_V1.3
2025-05-16
UG02005_SL2E-2V CPLDÉèÖÃÓû§Ö¸ÄÏ_V1.3
2025-05-16
UG02006_SL2E-4V CPLDÉèÖÃÓû§Ö¸ÄÏ_V1.1
2025-05-16
UG02009_SL2E-7V SSPIÉèÖÃÓû§Ö¸ÄÏ_V1.0
2024-09-10
UG02010_Sealion 2000 Ô­ÀíͼºÍ·â×°¿â_V1.5
2025-06-10
UG02011_Sealion 2000 DSPÓû§Ö¸ÄÏ_V1.0
2024-11-19
AN02002_Sealion 2000 CPLD I2C Hitless Update ʹÓÃ˵Ã÷_V2.0

 VIP1 

2025-08-18
AN02002_Sealion 2000 CPLD I2C Hitless Update ʹÓÃ˵Ã÷_¸½¼þ_V1.0

?VIP1?

2024-12-27
ÔÝÎÞÊý¾Ý
PCN02001_Sealion 2000 Æ÷¼þÇéÐÎÆ·¼¶Ë¿Ó¡±êʶÐÞ¸Ä˵Ã÷_V1.0

?VIP2?

2024-02-01
  • Êý¾ÝÊÖ²á
  • ·â×°ÊÖ²á
  • Óû§Ö¸ÄÏ
  • Ó¦ÓÃÌõ¼Ç
  • ²âÊÔ±¨¸æ
  • ÆäËûÎĵµ
DS02001_Sealion 2000Êý¾ÝÊÖ²á_V2.10
2025-08-01
DS02002_SL2-25E FPGA£¨³µ¹æ¼¶£©Êý¾ÝÊÖ²á_V1.3
2025-08-01
DS02003_SL2-22E FPGAÊý¾ÝÊÖ²á_V1.3
2025-08-01
PS02003_SL2-12E FPGAÆ÷¼þ¸ÅÊö_V1.10
2025-07-07
PS02004_SL2-25E FPGAÆ÷¼þ¸ÅÊö_V1.11
2025-07-07
PS02005_SL2S-12E FPGAÆ÷¼þ¸ÅÊö_V1.9
2025-07-07
PS02006_SL2S-25E FPGAÆ÷¼þ¸ÅÊö_V1.8
2025-07-07
PS02007_SL2D-25E FPGAÆ÷¼þ¸ÅÊö_V1.9
2025-07-07
PS02010_SL2-22E FPGAÆ÷¼þ¸ÅÊö_V1.1
2025-07-07
PS02011_SL2S-22E FPGAÆ÷¼þ¸ÅÊö_V1.3
2025-07-07
PS02016_SL2-12E FPGA Pinlist_V1.2
2025-08-18
PS02017_SL2S-12E FPGA Pinlist_V1.3
2025-08-18
PS02018_SL2-25E FPGA Pinlist_V1.3
2025-08-18
PS02019_SL2S-25E FPGA Pinlist_V1.3
2025-08-18
PS02020_SL2D-25E FPGA Pinlist_V1.3
2025-09-16
PS02021_SL2-22E FPGA Pinlist_V1.1
2025-08-18
PS02022_SL2S-22E FPGA Pinlist_V1.2
2024-12-31
UG02003_SL2-12E FPGAÉèÖÃÓû§Ö¸ÄÏ_V1.4
2025-06-04
UG02004_SL2-25E FPGAÉèÖÃÓû§Ö¸ÄÏ_V1.2
2025-05-26
UG02007_SL2(S)-22E FPGAÉèÖÃÓû§Ö¸ÄÏ_V1.1
2025-06-19
UG02008_Sealion 2000 FPGA Family LibraryÓû§Ö¸ÄÏ_V1.5

 VIP1 

2025-09-01
UG02010_Sealion 2000 Ô­ÀíͼºÍ·â×°¿â_V1.5
2025-06-10
UG02011_Sealion 2000 DSPÓû§Ö¸ÄÏ_V1.0
2024-11-19
UG02012_SL2-25E FPGAʱÖÓ×ÊÔ´Óû§Ö¸ÄÏ_V1.1
2025-09-12
AN02004_Sealion 2000 FPGA PLL¶¯Ì¬µ÷ƵӦÓÃÖ¸µ¼_V1.1
2025-09-12
AN02004_Sealion 2000 FPGA PLL¶¯Ì¬µ÷ƵӦÓÃÖ¸µ¼_¸½¼þ_V1.0

 VIP2 

2025-09-12
ÔÝÎÞÊý¾Ý
DS02001_Sealion 2000Êý¾ÝÊÖ²á_V2.10
2025-08-01
DS02002_SL2-25E FPGA£¨³µ¹æ¼¶£©Êý¾ÝÊÖ²á_V1.3
2025-08-01
DS02003_SL2-22E FPGAÊý¾ÝÊÖ²á_V1.3
2025-08-01
PCN02001_Sealion 2000 Æ÷¼þÇéÐÎÆ·¼¶Ë¿Ó¡±êʶÐÞ¸Ä˵Ã÷_V1.0

?VIP2?

2024-02-01
  • Êý¾ÝÊÖ²á
  • ·â×°ÊÖ²á
  • Óû§Ö¸ÄÏ
  • Ó¦ÓÃÌõ¼Ç
  • ²âÊÔ±¨¸æ
  • ÆäËûÎĵµ
DS05101_SA5Z-30 FPGAÊý¾ÝÊÖ²á_V2.4
2025-08-19
DS05102_SA5Z-30 FPGA£¨³µ¹æ¼¶£©Êý¾ÝÊÖ²á_V1.4
2025-08-01
DS05201_SA5Z-50 FPGAÊý¾ÝÊÖ²á_V1.14
2025-08-20
DS05301_SA5T-100 FPGAÊý¾ÝÊÖ²á_V1.19

 VIP1 

2025-08-01
PS05101_SA5Z-30 FPGA Device Overveiw_V2.2
2025-09-01
PS05101_SA5Z-30 FPGAÆ÷¼þ¸ÅÊö_V2.2
2025-07-17
PS05102_SA5Z-30 FPGA Pinlist_V1.5
2025-08-18
PS05103_SA5Z-30 FPGA£¨³µ¹æ¼¶£©Æ÷¼þ¸ÅÊö_V1.0
2025-02-27
PS05201_SA5Z-50 FPGAÆ÷¼þ¸ÅÊö_V1.6
2024-10-09
PS05202_SA5Z-50 FPGA Pinlist_V1.3
2025-08-18
PS05301_SA5T-100 FPGAÆ÷¼þ¸ÅÊö_V1.12

 VIP1 

2025-06-19
PS05301_SA5T-100 FPGA Device Overview_V1.10

?VIP1?

2025-03-12
PS05302_SA5T-100 FPGA Pinlist_V1.4

 VIP1 

2025-08-18
PS05401_SA5T-200 FPGAÆ÷¼þ¸ÅÊö_V1.0

 VIP1 

2025-04-25
PS05402_SA5T-200 FPGA Pinlist_V1.3

 VIP1 

2025-08-18
PS05501_SA5T-366 FPGAÆ÷¼þ¸ÅÊö_V1.0

?VIP1?

2024-08-15
PS05502_SA5T-366 FPGA Pinlist_V1.2

 VIP1 

2025-08-18
UG05001_Seal 5000 FPGA Family LibraryÓû§Ö¸ÄÏ_V1.4

 VIP1 

2025-06-04
UG05002_Seal 5000 FPGA DSPÓû§Ö¸ÄÏ_V2.1

?VIP1?

2024-12-27
UG05003_Seal 5000 FPGA¸ßËÙ½Ó¿ÚÓû§Ö¸ÄÏ_V1.1
2024-02-01
UG05007_Seal 5000 FPGAÔ­ÀíͼºÍ·â×°¿â_V1.3
2025-02-10
UG05101_SA5Z-30 FPGAÉèÖÃÓû§Ö¸ÄÏ_V2.3
2025-03-28
UG05102_SA5Z-30 FPGA DDR2¿ØÖÆÆ÷Óû§Ö¸ÄÏ_V1.3
2025-07-18
UG05103_SA5Z-30 FPGAǶÈëʽ´æ´¢Æ÷Óû§Ö¸ÄÏ_V1.1
2025-03-28
UG05104_SA5Z-30 FPGAʱÖÓ×ÊÔ´Óû§Ö¸ÄÏ_V1.8
2025-09-12
UG05105_SA5Z-30 Cortex-M3 Block User Guide_V1.2
2025-08-01
UG05106_SA5Z-30 ǶÈëʽARM¿âº¯ÊýÓû§Ö¸ÄÏ_V2.0

?VIP1?

2024-06-28
UG05107_SA5Z-30ǶÈëʽARM²Î¿¼Àý³Ì_V2.0

?VIP1?

2024-06-28
UG05107_SA5Z-30 ǶÈëʽARM²Î¿¼Àý³ÌÓû§Ö¸ÄÏ_V2.0

?VIP1?

2024-06-28
UG05201_SA5Z-50 FPGAÉèÖÃÓû§Ö¸ÄÏ_v1.2
2025-03-28
UG05202_SA5Z-50 FPGA DDR¿ØÖÆÆ÷Óû§Ö¸ÄÏ_V1.1
2025-07-18
UG05203_SA5Z-50 FPGAǶÈëʽ´æ´¢Æ÷Óû§Ö¸ÄÏ_V1.1
2025-03-28
UG05204_SA5Z-50 FPGAʱÖÓ×ÊÔ´Óû§Ö¸ÄÏ_V1.5
2025-09-12
UG05205_SA5Z-50 ARM STAR User Guide_V1.1
2025-08-01
UG05206_SA5Z-50 ǶÈëʽARM¿âº¯ÊýÓû§Ö¸ÄÏ_V1.1

?VIP1?

2024-12-17
UG05207_SA5Z-50 ǶÈëʽARM²Î¿¼Àý³Ì_V1.2

?VIP1?

2024-12-17
UG05207_SA5Z-50 ǶÈëʽARM²Î¿¼Àý³ÌÓû§Ö¸ÄÏ_V1.0

?VIP1?

2024-08-05
UG05301_SA5T-100 FPGAÉèÖÃÓû§Ö¸ÄÏ_V1.3

?VIP1?

2025-03-28
UG05303_SA5T-100 FPGAǶÈëʽ´æ´¢Æ÷Óû§Ö¸ÄÏ_V1.1

 VIP1 

2025-07-18
UG05304_SA5T-100 FPGAʱÖÓ×ÊÔ´Óû§Ö¸ÄÏ_V1.5

 VIP1 

2025-09-12
UG05305_SA5T-100 FPGA¸ßËÙ´®ÐнӿÚÓû§Ö¸ÄÏ_V1.3

 VIP1 

2025-06-19
UG05401_SA5T-200 FPGAÉèÖÃÖ¸ÄÏ_V1.0

VIP1

2025-08-20
UG05404_SA5T-200 FPGA ʱÖÓ×ÊÔ´Óû§Ö¸ÄÏ_V1.0

VIP1

2025-08-20
UG05501_SA5T-366 FPGAÉèÖÃÖ¸ÄÏ_V1.0

?VIP1?

2024-03-16
UG05506_SA5T-366 FPGA?PCIEÓ²ºËÓû§Ö¸ÄÏ_V1.0

?VIP1?

2024-09-09
AN05001_Seal 5000 FPGA PLL¶¯Ì¬µ÷ƵӦÓÃÖ¸µ¼_V1.1
2025-09-12
AN05001_Seal 5000 FPGA PLL¶¯Ì¬µ÷ƵӦÓÃÖ¸µ¼_¸½¼þ_V1.0

?VIP2?

2024-09-27
AN05002_DFI PHYÓ¦ÓÃÖ¸ÄÏ_V1.1

 VIP2 

2025-06-17
AN05003_»ùÓÚUnique IDµÄFPGAÇå¾²Éè¼Æ¼Æ»®_V1.1

 VIP2 

2025-05-20
AN05003_»ùÓÚUnique IDµÄFPGAÇå¾²Éè¼Æ¼Æ»®_¸½¼þ_V1.1

 VIP2 

2025-05-20
AN05102_SA5Z-30 FPGAÓ²¼þÉè¼ÆÓ¦ÓÃÖ¸µ¼_V1.9

 VIP2 

2025-06-30
AN05103_SA5Z-30 LWIPÍøÂçͨѶdemo˵Ã÷_V1.0

?VIP2?

2025-02-18
AN05103_SA5Z-30 LWIPÍøÂçͨѶdemo˵Ã÷_¸½¼þ_V1.0

?VIP2?

2025-02-18
AN05104_SA5Z-30 SA5Z-30 PLLչƵ¹¦Ð§Ó¦ÓÃÖ¸µ¼_¸½¼þ_V1.0

 VIP2 

2025-02-28
AN05104_SA5Z-30 SA5Z-30 PLLչƵ¹¦Ð§Ó¦ÓÃÖ¸µ¼_V1.0

?VIP2?

2025-02-28
AN05201_SA5Z-50-D0-7F484 PCB¼æÈÝ˵Ã÷_V1.0

?VIP2?

2024-08-02
AN05202_SA5Z-50-D0-7U324 PCB¼æÈÝ˵Ã÷_V1.1

?VIP2?

2024-02-01
AN05204_SA5Z-50 FPGAÓ²¼þÉè¼ÆÓ¦ÓÃÖ¸µ¼_V1.0

?VIP2?

2025-02-11
AN05301_SA5T-100-D0-8F676 PCB¼æÈÝ˵Ã÷_V1.4

?VIP2?

2024-08-02
AN05302_SA5T-100 FPGAÓ²¼þÉè¼ÆÓ¦ÓÃÖ¸µ¼_V1.1

?VIP2?

2025-03-06
AN05304_SA5T-100¿ª·¢°å²Î¿¼Àý³Ì˵Ã÷-¹âÏËÊÓƵͼÏñ´«ÊäDEMO_V1.0

?VIP1?

2024-02-01
AN05306_SA5T-100 FPGA F676ÓëFA676·â×°²î±ð˵Ã÷_V1.1
2024-11-05
RPT05301_SA5T-100-D0-8F676?SerdesÌØÕ÷²âÊÔ±¨¸æ_V1.2

 VIP2 

2025-07-22
RPT05303_SA5T-100-D0-8F676 µä·¶¹¦ºÄ²âÊÔ±¨¸æ_V1.1

?VIP2?

2024-10-25
SD05101_SA5Z-30 FPGA IBISÄ£×Ó_V1.0
2025-06-18
Èí¼þ
HqFpga-XiST V2.14.4 (Windows 64λ°æ±¾)

HqFpga-XiST

Õýʽ°æ±¾£¨Ã¿¼¾¶È¸üÐÂÒ»´Î£¬ £¬£¬£¬£¬ÓÅÏÈÍƼö£©
http://211.157.136.83/hqfpga_xist/offical_releases/hq_xist_3.0.5/
ÇëÖØÉèÊý¾ÝÔ´
FT°æ±¾£¨Ã¿ÖܸüÐÂÒ»´Î£©
http://211.157.136.83/hqfpga_xist/under_development/
ÇëÖØÉèÊý¾ÝÔ´
Èí¼þ×°ÖÃÔËÐÐ˵Ã÷

º£÷è?HqFpga Èí¼þÎÞÐè×°Ö㬠£¬£¬£¬£¬Ö±½ÓÏÂÔØ¡¢½âѹËõ²¢ÔËÐÐÖ÷½çÃæ³ÌÐò¼´¿É£º

? ?/build/xxx/hqui/hqui[.exe]

¡°xxx¡±ÎªÈçÏÂÖ®Ò»:

? ? win_x86 ? ? ? ? ? ? ?Windows 32λϵͳ

? ? win_x64 ? ? ? ? ? ? ?Windows 64λϵͳ

? ? linux26_x86_64 ?64λLinuxϵͳ ½¹µã2.6 ÒÔÉÏ


¿ª·¢°åÓëÌ×¼þ
SG1128V CPLD¿ª·¢°å
¿ª·¢°åʵÎïͼ
SG1128V CPLD¿ª·¢°å
ÇëÊäÈëÎı¾ÄÚÈÝ

¿ª·¢°åµÄ½¹µãÆ÷¼þÊÇ SG1128V-8E100I£¬ £¬£¬£¬£¬»ùÓÚ 0.162um ¹¤ÒÕ¡£¡£¡£¡£¡£¡£¡£½ÓÄÉÏȽøµÄǶÈëʽÉÁ´æ £¨eFlash£©µÍ¹¦ºÄ´æ´¢µ¥Î»£¬ £¬£¬£¬£¬¾ß±¸Êý¾Ý¼ÓÃܹ¦Ð§¡£¡£¡£¡£¡£¡£¡£¸ÃÆ÷¼þ»ùÓÚ 1.8V µÍ¹¦ºÄÉè¼ÆÊÖÒÕ£¬ £¬£¬£¬£¬ÊµÏÖ ÁËÐÐÒµ½çÄڵġ°×îµÍ¾²Ì¬¹¦ºÄ¡±£¬ £¬£¬£¬£¬¿ÉÖª×ã¿Í»§¸ßËٺ͵͹¦ºÄµÄÉè¼ÆÐèÇ󡣡£¡£¡£¡£¡£¡£¿ª·¢°å½«ËùÓÐÓû§ IO ¶¼ÁôÓвâÊÔ¿×£¬ £¬£¬£¬£¬ÇҶ෵çÔ´ÓÉÓû§¿É¿Ø£¬ £¬£¬£¬£¬Àû±ãÓû§Ê¹Óú͵÷ÊÔ¡£¡£¡£¡£¡£¡£¡£

¿ª·¢°åÅäÌ××ÊÔ´
ÇëÊäÈëÎı¾ÄÚÈÝ
DG01002_SG1128V CPLD¿ª·¢°åÓ²¼þ²Î¿¼Éè¼Æ_V1.0
2025-07-25
DG01001_SG1128V CPLD¿ª·¢°åʹÓÃÊÖ²á_V1.0
2025-07-15
SL2-12E FPGA¿ª·¢°å
¿ª·¢°åʵÎïͼ
SL2-12E FPGA¿ª·¢°å
ÇëÊäÈëÎı¾ÄÚÈÝ

¿ª·¢°åµÄ½¹µãÆ÷¼þÊÇSL2-12E-8F256C£¬ £¬£¬£¬£¬»ùÓÚÓÅ»¯µÄµÍ¹¦ºÄ55nm¹¤ÒÕ£¬ £¬£¬£¬£¬¿ÉÓÃÓÚÎÞÏß¡¢ÓÐÏß¡¢¹ã²¥¡¢¹¤ÒµÓû§ÒÔ¼°Í¨Ñ¶µÈÐÐÒµÖеĵͱ¾Ç®Ó¦ÓÃÁìÓò¡£¡£¡£¡£¡£¡£¡£

¿ª·¢°å¾ßÓи»ºñµÄÓ²¼þ×ÊÔ´ºÍÍâΧ½Ó¿Ú£¬ £¬£¬£¬£¬³Ð¼Ì¾«Á·¡¢ÊÊÓᢿɿ¿µÄÉè¼ÆÔ­Ôò£¬ £¬£¬£¬£¬Ö¼ÔÚÖ¸µ¼¿í´ó¿Í»§¿ìËÙÊìϤpgµç×ÓµÄFPGA²úÆ·£¬ £¬£¬£¬£¬ÊÊÓÃÓÚÈí¼þÎÞÏߵ硢¹¤Òµ¿ØÖÆ¡¢¶àýÌåÓ¦ÓõÈÏîÄ¿¿ª·¢³õÆÚÑéÖ¤£¬ £¬£¬£¬£¬Í¬Ê±Ò²¿ÉÓÃÓÚ½Ìѧ¼°Åàѵ¡£¡£¡£¡£¡£¡£¡£


¿ª·¢°åÅäÌ××ÊÔ´
ÇëÊäÈëÎı¾ÄÚÈÝ
DG02001_SL2-12E FPGA¿ª·¢°åʹÓÃÊÖ²á_V1.0
2024-09-12
DG02007_SL2-12E FPGA¿ª·¢°åÓ²¼þ²Î¿¼Éè¼Æ_V1.0
2025-08-19
SL2-25E FPGA¿ª·¢°å
¿ª·¢°åʵÎïͼ
SL2-25E FPGA¿ª·¢°å
ÇëÊäÈëÎı¾ÄÚÈÝ

¿ª·¢°åµÄ½¹µãÆ÷¼þÊÇSL2-25E-8F256C£¬ £¬£¬£¬£¬»ùÓÚÓÅ»¯µÄµÍ¹¦ºÄ55nm¹¤ÒÕ£¬ £¬£¬£¬£¬¿ÉÓÃÓÚÎÞÏß¡¢ÓÐÏß¡¢¹ã²¥¡¢¹¤ÒµÓû§ÒÔ¼°Í¨Ñ¶µÈÐÐÒµÖеĵͱ¾Ç®Ó¦ÓÃÁìÓò¡£¡£¡£¡£¡£¡£¡£

¿ª·¢°å¾ßÓи»ºñµÄÓ²¼þ×ÊÔ´ºÍÍâΧ½Ó¿Ú£¬ £¬£¬£¬£¬³Ð¼Ì¾«Á·¡¢ÊÊÓᢿɿ¿µÄÉè¼ÆÔ­Ôò£¬ £¬£¬£¬£¬Ö¼ÔÚÖ¸µ¼¿í´ó¿Í»§¿ìËÙÊìϤpgµç×ÓµÄFPGA²úÆ·£¬ £¬£¬£¬£¬ÊÊÓÃÓÚÈí¼þÎÞÏߵ硢¹¤Òµ¿ØÖÆ¡¢¶àýÌåÓ¦ÓõÈÏîÄ¿¿ª·¢³õÆÚÑéÖ¤£¬ £¬£¬£¬£¬Í¬Ê±Ò²¿ÉÓÃÓÚ½Ìѧ¼°Åàѵ¡£¡£¡£¡£¡£¡£¡£


¿ª·¢°åÅäÌ××ÊÔ´
ÇëÊäÈëÎı¾ÄÚÈÝ
DG02003_SL2-25E FPGA¿ª·¢°åÓ²¼þ²Î¿¼Éè¼Æ_V1.1
2025-08-19
DG02002_SL2-25E FPGA¿ª·¢°åʹÓÃÊÖ²á_V1.1
2025-07-23
SL2E-5E CPLD¿ª·¢°å
¿ª·¢°åʵÎïͼ
SL2E-5E CPLD¿ª·¢°å
ÇëÊäÈëÎı¾ÄÚÈÝ

¿ª·¢°åµÄ½¹µãÆ÷¼þÊÇSL2E-5E-8N48I£¬ £¬£¬£¬£¬»ùÓÚÓÅ»¯µÄµÍ¹¦ºÄ55nm¹¤ÒÕ£¬ £¬£¬£¬£¬¿ÉÓÃÓÚÎÞÏß¡¢ÓÐÏß¡¢¹ã²¥¡¢¹¤ÒµÓû§ÒÔ¼°Í¨Ñ¶µÈÐÐÒµÖеĵͱ¾Ç®Ó¦ÓÃÁìÓò¡£¡£¡£¡£¡£¡£¡£

¿ª·¢°å¾ßÓи»ºñµÄÓ²¼þ×ÊÔ´ºÍÍâΧ½Ó¿Ú£¬ £¬£¬£¬£¬³Ð¼Ì¾«Á·¡¢ÊÊÓᢿɿ¿µÄÉè¼ÆÔ­Ôò£¬ £¬£¬£¬£¬Ö¼ÔÚÖ¸µ¼¿í´ó¿Í»§¿ìËÙÊìϤpgµç×ÓµÄFPGA²úÆ·£¬ £¬£¬£¬£¬ÊÊÓÃÓÚÈí¼þÎÞÏߵ硢¹¤Òµ¿ØÖÆ¡¢¶àýÌåÓ¦ÓõÈÏîÄ¿¿ª·¢³õÆÚÑéÖ¤£¬ £¬£¬£¬£¬Í¬Ê±Ò²¿ÉÓÃÓÚ½Ìѧ¼°Åàѵ¡£¡£¡£¡£¡£¡£¡£

¿ª·¢°åÅäÌ××ÊÔ´
ÇëÊäÈëÎı¾ÄÚÈÝ
DG02004_SL2E-5E CPLD¿ª·¢°åÓ²¼þ²Î¿¼Éè¼Æ_V1.0
2025-07-29
DG02005_SL2E-5E CPLD¿ª·¢°åÓû§Ö¸ÄÏ_V1.0
2025-08-06
SL2S-22E FPGA¿ª·¢°å
¿ª·¢°åʵÎïͼ
SL2S-22E FPGA¿ª·¢°å
ÇëÊäÈëÎı¾ÄÚÈÝ

¿ª·¢°åµÄ½¹µãÆ÷¼þÊÇSL2S-22E-8FA256£¬ £¬£¬£¬£¬»ùÓÚÓÅ»¯µÄµÍ¹¦ºÄ55nm¹¤ÒÕ£¬ £¬£¬£¬£¬¿ÉÓÃÓÚÎÞÏß¡¢ÓÐÏß¡¢¹ã²¥¡¢¹¤ÒµÓû§ÒÔ¼°Í¨Ñ¶µÈÐÐÒµÖеĵͱ¾Ç®Ó¦ÓÃÁìÓò¡£¡£¡£¡£¡£¡£¡£

¿ª·¢°å¾ßÓи»ºñµÄÓ²¼þ×ÊÔ´ºÍÍâΧ½Ó¿Ú£¬ £¬£¬£¬£¬³Ð¼Ì¾«Á·¡¢ÊÊÓᢿɿ¿µÄÉè¼ÆÔ­Ôò£¬ £¬£¬£¬£¬Ö¼ÔÚÖ¸µ¼¿í´ó¿Í»§¿ìËÙÊìϤpgµç×ÓµÄFPGA²úÆ·£¬ £¬£¬£¬£¬ÊÊÓÃÓÚÈí¼þÎÞÏߵ硢¹¤Òµ¿ØÖÆ¡¢¶àýÌåÓ¦ÓõÈÏîÄ¿¿ª·¢³õÆÚÑéÖ¤£¬ £¬£¬£¬£¬Í¬Ê±Ò²¿ÉÓÃÓÚ½Ìѧ¼°Åàѵ¡£¡£¡£¡£¡£¡£¡£


¿ª·¢°åÅäÌ××ÊÔ´
ÇëÊäÈëÎı¾ÄÚÈÝ
DG02010_SL2S-22E FPGA¿ª·¢°åÓ²¼þ²Î¿¼Éè¼Æ_V1.0
2025-09-02
DG02006_SL2S-22E FPGA¿ª·¢°åÓû§Ö¸ÄÏ_V1.1
2025-07-15
SL2E-7V CPLD¿ª·¢°å
¿ª·¢°åʵÎïͼ
SL2E-7V CPLD¿ª·¢°å
ÇëÊäÈëÎı¾ÄÚÈÝ

¿ª·¢°åµÄ½¹µãÆ÷¼þÊÇSL2E-7V-8U400CI£¬ £¬£¬£¬£¬»ùÓÚÓÅ»¯µÄµÍ¹¦ºÄ55nm¹¤ÒÕ£¬ £¬£¬£¬£¬¿ÉÓÃÓÚÎÞÏß¡¢ÓÐÏß¡¢¹ã²¥¡¢¹¤ÒµÓû§ÒÔ¼°Í¨Ñ¶µÈÐÐÒµÖеĵͱ¾Ç®Ó¦ÓÃÁìÓò¡£¡£¡£¡£¡£¡£¡£

¿ª·¢°å¾ßÓи»ºñµÄÓ²¼þ×ÊÔ´ºÍÍâΧ½Ó¿Ú£¬ £¬£¬£¬£¬³Ð¼Ì¾«Á·¡¢ÊÊÓᢿɿ¿µÄÉè¼ÆÔ­Ôò£¬ £¬£¬£¬£¬Ö¼ÔÚÖ¸µ¼¿í´ó¿Í»§¿ìËÙÊìϤpgµç×ÓµÄFPGA²úÆ·£¬ £¬£¬£¬£¬ÊÊÓÃÓÚÈí¼þÎÞÏߵ硢¹¤Òµ¿ØÖÆ¡¢¶àýÌåÓ¦ÓõÈÏîÄ¿¿ª·¢³õÆÚÑéÖ¤£¬ £¬£¬£¬£¬Í¬Ê±Ò²¿ÉÓÃÓÚ½Ìѧ¼°Åàѵ¡£¡£¡£¡£¡£¡£¡£

¿ª·¢°åÅäÌ××ÊÔ´
ÇëÊäÈëÎı¾ÄÚÈÝ
DG02008_SL2E-7V CPLD¿ª·¢°åÓû§Ö¸ÄÏ_V1.0
2025-08-20
DG02009_SL2E-7V CPLD¿ª·¢°åÓ²¼þ²Î¿¼Éè¼Æ_V1.0
2025-08-19
SA5Z-30 FPGA¿ª·¢°å
¿ª·¢°åʵÎïͼ
SA5Z-30 FPGA¿ª·¢°å
ÇëÊäÈëÎı¾ÄÚÈÝ

ΪÁ˸üºÃµÄÆÀ¹À 28nm 30K Âß¼­¹æÄ£ FPGA оƬ£¬ £¬£¬£¬£¬Î÷°²pgµç×ÓÉè¼ÆÁËÒ»¿î¿ÉÓÃÓÚÇ°ÆÚÆÀ¹ÀºÍÒÆÖ²ÑéÖ¤µÄ EVAL-SA5Z-30-D1-8U213C_V1.1 ¿ª·¢°å£¨ÒÔϼò³ÆΪ¡°¿ª·¢°å¡±£©¡£¡£¡£¡£¡£¡£¡£¿£¿£¿£¿£¿£¿£¿£¿ª·¢°åµÄ½¹µãÆ÷¼þΪ SA5Z-30-D1-8U213C£¬ £¬£¬£¬£¬»ùÓڵ͹¦ºÄ 28nm CMOS Í­¹¤ÒÕ£¬ £¬£¬£¬£¬¿ÉÓÃÓÚ¹¤Òµ¿ØÖÆ¡¢ÊÓƵ½Ó¿Ú´¦Öóͷ£µÈÁìÓò¿Í»§µÄÇ°ÆÚÆÀ¹À¡£¡£¡£¡£¡£¡£¡£ ¿ª·¢°å¾ßÓи»ºñµÄÓ²¼þ×ÊÔ´ºÍÍâΧ½Ó¿Ú£¬ £¬£¬£¬£¬³Ð¼Ì¾«Á·¡¢ÊÊÓᢿɿ¿µÄÉè¼ÆÔ­Ôò£¬ £¬£¬£¬£¬Ö¼ÔÚÖ¸µ¼¿í´ó¿Í»§¿ìËÙÊìϤpgµç× 28nm ²úÆ·£¬ £¬£¬£¬£¬¹ØÓÚÓйú²ú»¯ÐèÇóµÄ¿Í»§ºÍÔÚУ´óѧÉú£¬ £¬£¬£¬£¬±¾¿ª·¢°åÊǺÜÊǺÏÊʵÄÑé֤ƽ̨¡£¡£¡£¡£¡£¡£¡£

¿ª·¢°åÅäÌ××ÊÔ´
ÇëÊäÈëÎı¾ÄÚÈÝ
DG05101_SA5Z-30 FPGA¿ª·¢°åÓû§Ö¸ÄÏ_V1.4
2025-06-30
DG05102_SA5Z-30 FPGA¿ª·¢°åÓ²¼þ²Î¿¼Éè¼Æ_V1.1
2025-06-30
DG05103_SA5Z-30 FPGA¿ª·¢°åFPGA²Î¿¼Éè¼Æ_V1.1
2025-04-07
DG05103_SA5Z-30 FPGA¿ª·¢°åFPGA²Î¿¼Éè¼Æ_¸½¼þ_V1.1
2024-10-21
SA5Z-50 FPGA¿ª·¢°å
¿ª·¢°åʵÎïͼ
SA5Z-50 FPGA¿ª·¢°å
ÇëÊäÈëÎı¾ÄÚÈÝ

ΪÁ˸üºÃµÄÆÀ¹À¸ßÐÔÄÜ 28nm 50K Âß¼­¹æÄ£ FPGA оƬ£¬ £¬£¬£¬£¬Î÷°²pgµç×ÓÉè¼ÆÁËÒ»¿î¿ÉÓÃÓÚÇ°ÆÚÆÀ¹ÀºÍÒÆÖ²ÑéÖ¤µÄ IST071_SA5Z-50-D0-7F484C_EVB_V3_1 ¿ª·¢°å£¨ÒÔϳơ°¿ª·¢°å¡±£©¡£¡£¡£¡£¡£¡£¡£ ¿ª·¢°åµÄ½¹µãÆ÷¼þÊÇ SA5Z-50-D0-7F484C£¬ £¬£¬£¬£¬»ùÓڵ͹¦ºÄ 28nm CMOS Í­¹¤ÒÕ£¬ £¬£¬£¬£¬¿ÉÓÃÓÚ¹¤Òµ¿ØÖÆ¡¢ÊÓƵ½Ó¿Ú´¦Öóͷ£µÈÁìÓò¿Í»§µÄÇ°ÆÚÆÀ¹À¡£¡£¡£¡£¡£¡£¡£ ¿ª·¢°å¾ßÓи»ºñµÄÓ²¼þ×ÊÔ´ºÍÍâΧ½Ó¿Ú£¬ £¬£¬£¬£¬³Ð¼Ì¾«Á·¡¢ÊÊÓᢿɿ¿µÄÉè¼ÆÔ­Ôò£¬ £¬£¬£¬£¬Ö¼ÔÚÖ¸µ¼¿í´ó¿Í»§¿ìËÙÊìϤpgµç× 28nm ²úÆ·£¬ £¬£¬£¬£¬¹ØÓÚÓйú²ú»¯ÐèÇóµÄ¿Í»§ºÍÔÚУ´óѧÉú£¬ £¬£¬£¬£¬±¾¿ª·¢°åÊǺÜÊǺÏÊʵÄÑé֤ƽ̨¡£¡£¡£¡£¡£¡£¡£

¿ª·¢°åÅäÌ××ÊÔ´
ÇëÊäÈëÎı¾ÄÚÈÝ
DG05201_SA5Z-50 FPGA¿ª·¢°åÓû§Ö¸ÄÏ_V1.1
2024-11-06
DG05202_SA5Z-50 FPGA¿ª·¢°åÓ²¼þ²Î¿¼Éè¼Æ_V1.0
2024-10-22
DG05203_SA5Z-50 FPGA¿ª·¢°åFPGA²Î¿¼Éè¼Æ_V1.2
2025-04-07
DG05203_SA5Z-50 FPGA¿ª·¢°åFPGA²Î¿¼Éè¼Æ_¸½¼þ_V1.2
2025-04-07
SA5T-100 FPGA¿ª·¢°æ
¿ª·¢°åʵÎïͼ
SA5T-100 FPGA¿ª·¢°æ
ÇëÊäÈëÎı¾ÄÚÈÝ

ΪÁ˸üºÃµÄÆÀ¹À¸ßÐÔÄÜ 28nm 100K Âß¼­¹æÄ£ FPGA оƬ£¬ £¬£¬£¬£¬Î÷°²pgµç×ÓÉè¼ÆÁËÒ»¿î¿ÉÓà ÓÚÇ°ÆÚÆÀ¹ÀºÍÒÆÖ²ÑéÖ¤µÄ IST060_SA5T_100_D0_8F676C_EVB_V3 ¿ª·¢°å£¨ÒÔϳơ°¿ª·¢ °å¡±£©¡£¡£¡£¡£¡£¡£¡£ ¿ª·¢°åµÄ½¹µãÆ÷¼þÊÇ SA5T_100_D0_8F676C£¬ £¬£¬£¬£¬»ùÓڵ͹¦ºÄ 28nm CMOS Í­¹¤ÒÕ£¬ £¬£¬£¬£¬¿ÉÓÃÓÚ ¹¤Òµ¿ØÖÆ¡¢ÊÓƵ½Ó¿Ú´¦Öóͷ£µÈÁìÓò¿Í»§µÄÇ°ÆÚÆÀ¹À¡£¡£¡£¡£¡£¡£¡£ ¿ª·¢°å¾ßÓи»ºñµÄÓ²¼þ×ÊÔ´ºÍÍâΧ½Ó¿Ú£¬ £¬£¬£¬£¬³Ð¼Ì¾«Á·¡¢ÊÊÓᢿɿ¿µÄÉè¼ÆÔ­Ôò£¬ £¬£¬£¬£¬Ö¼ÔÚÖ¸µ¼ ¿í´ó¿Í»§¿ìËÙÊìϤpgµç× 28nm ²úÆ·£¬ £¬£¬£¬£¬¹ØÓÚÓйú²ú»¯ÐèÇóµÄ¿Í»§ºÍÔÚУ´óѧÉú£¬ £¬£¬£¬£¬±¾¿ª·¢°å ÊǺÜÊǺÏÊʵÄÑé֤ƽ̨¡£¡£¡£¡£¡£¡£¡£

¿ª·¢°åÅäÌ××ÊÔ´
ÇëÊäÈëÎı¾ÄÚÈÝ
DG05301_SA5T-100 FPGA¿ª·¢°åÓû§Ö¸ÄÏ_V1.1
2025-07-23
DG05302_SA5T-100 FPGA¿ª·¢°åÓ²¼þ²Î¿¼Éè¼Æ_V1.0
2024-10-25
DG05303_SA5T-100 FPGA¿ª·¢°åFPGA²Î¿¼Éè¼Æ_V1.0
2025-04-07
DG05303_SA5T-100 FPGA¿ª·¢°åFPGA²Î¿¼Éè¼Æ_¸½¼þ_V1.0
2025-04-07
IP&Demo²Î¿¼Éè¼Æ

pgµç×ÓµÄÓ¦ÓÃIPºÍDemo²Î¿¼Éè¼ÆÍŽáÁË×ÔÉíÓ²¼þºÍÈí¼þµÄÓÅÊÆ£¬ £¬£¬£¬£¬ÎªÓû§Ìṩ¸ßЧ¿É¿¿µÄרÏî½â¾ö¼Æ»®¡£¡£¡£¡£¡£¡£¡£ÏêÇé¼ûIPÁбíºÍÎĵµ¿â£¬ £¬£¬£¬£¬Ò»Á¬¸üÐÂÖÐ...

IP&Demo²Î¿¼Éè¼Æ
ÎÊÌâ
ÈÕÆÚ
°æ±¾
Ö§³ÖϵÁÐ
²Ù×÷
UG00002_CAN_Controller_IPÓû§Ö¸ÄÏ
2024-12-11
V1.3
UG00003_Cortex-M3_IPÓû§Ö¸ÄÏ
2024-08-26
V1.1
UG00004_STAR_IPÓû§Ö¸ÄÏ
2024-08-26
V1.1
UG00005_8b10b_Encoder_Decoder_IPÓû§Ö¸ÄÏ
2024-08-30
V1.0
UG00006_FFT IPÓû§Ö¸ÄÏ
2024-08-30
V1.0
UG00007_1D_FILTER IPÓû§Ö¸ÄÏ
2024-08-27
V1.1
UG00008_ÏßÐÔ·´ÏìÒÆλ¼Ä´æÆ÷_IPÓû§Ö¸ÄÏ
2024-08-26
V1.0
UG00009_DIVIDER_IPÓû§Ö¸ÄÏ
2025-08-28
V2.0
UG00010_CORDIC_IPÓû§Ö¸ÄÏ
2025-04-03
V1.8
UG00011_PLL_IPÓû§Ö¸ÄÏ
2024-08-26
V1.0
UG00012_É«²Ê¿Õ¼äת»»_IPÓû§Ö¸ÄÏ
2024-08-30
V1.0
UG00013_UFM¿ØÖÆÆ÷_IPÓû§Ö¸ÄÏ
2025-06-19
V1.1
UG00014_FIFO_Generator_IPÓû§Ö¸ÄÏ
2025-03-28
V2.1
UG00015_FIFO_IPÓû§Ö¸ÄÏ
2025-08-01
V2.0
UG00016_ǶÈëʽ¿éRAM_IPÓû§Ö¸ÄÏ
2025-06-13
V2.2
UG00017_VIO_IPÓû§Ö¸ÄÏ
2024-08-26
V1.0
UG00018_ÂþÑÜʽRAM_IPÓû§Ö¸ÄÏ
2024-09-10
V1.0
UG00019_ÒÆλ¼Ä´æÆ÷_IPÓû§Ö¸ÄÏ
2024-09-10
V1.0
UG00021_SA5Z-30 FPGA DDR2¿ØÖÆÆ÷_IPÓû§Ö¸ÄÏ
2024-08-30
V1.0
UG00022_DDR¿ØÖÆÆ÷_IPÓû§Ö¸ÄÏ
2025-09-11
V3.1
²úÆ·½â˵
  • Èí¼þ
  • оƬ
  • Ó¦ÓÃ

ÊÓƵ½â˵

HqÌí¼ÓÎļþµ½¹¤³ÌµÄ¼¸ÖÖÒªÁìÏÈÈÝ
µã»÷ԢĿ >>
2024-09-10
Hq¶Ôºê½ç˵µÄÖ§³Ö
µã»÷ԢĿ >>
2024-09-11
HqÏÂÔØÆ÷µÄÇý¶¯×°ÖúÍʹÓÃ
µã»÷ԢĿ >>
2024-10-23
Hq¶¥²ãÒý½Åµ¼³öCSVÓëCSVµ¼ÈëUPC²Ù×÷ÒªÁì
µã»÷ԢĿ >>
2024-12-23
½â¾öɱ¶¾Èí¼þ(360)ÎóɱHq¹¤¾ßµÄ½¨Òé
µã»÷ԢĿ >>
2025-01-03
Hq¹¤¾ß¼ÓÃܵÄipÌìÉúÍø±í²¢±»Èý·½×ۺϹ¤¾ßŲÓÃ
µã»÷ԢĿ >>
2025-02-05

Îĵµ½â˵

SW001_Ìí¼Ópgµç×ÓÆ÷¼þµ½ModelSim·ÂÕæ¿â
2024-11-18
SW002_HqÌìÉú¿ÉŲÓõÄÍø±íÎļþ˵Ã÷
2024-11-01
SW003_Hq BallmapʹÓÃ˵Ã÷
2024-11-01
SW004_¼ÓÔØÆ÷bitÎļþÄ¥Á·¹¦Ð§ËµÃ÷
2025-03-14
SW005_Æ÷¼þÄÚÖÃCRCÄ¥Á·¹¦Ð§ËµÃ÷ºÍÑéÖ¤
2025-03-14
SW006_Hq½çÃæת¾ç±¾ÔËÐй¤³ÌµÄÒªÁì
2025-03-20
SW007_HqInsight²¨ÐÎÎļþµÄÉúÑÄÓë·­¿ª
2025-05-28

ÊÓƵ½â˵

ÔÝÎÞÊý¾Ý

Îĵµ½â˵

ÔÝÎÞÊý¾Ý

ÊÓƵ½â˵

ÔÝÎÞÊý¾Ý

Îĵµ½â˵

AN001_SA5Z-30 CM3 SoC¿ª·¢¿ìËÙÈëÃÅ
2024-11-15
ÏàÖúͬ°é
ÏÃÃÅ
о·ºã
ÊÀÇ¿
ÎÊÌâ·´Ïì
ÐÕÃû£º
ÊÖ»ú£º
ÓÊÏ䣺
¹«Ë¾Ãû³Æ
ְλ
·´ÏìÄÚÈÝ£º